Three Papers on Takums

Laslo Hunhold¹

¹Parallel and Distributed Systems Group, University of Cologne, Germany

15th November 2025



► Computer science is a very young field

- ► Computer science is a very young field
- ▶ QUEVEDO invented floating-point numbers in 1913

- ► Computer science is a very young field
- QUEVEDO invented floating-point numbers in 1913
- ▶ ZUSE built the first general-purpose computer in 1941 (Z3), merely 85 years ago



- Computer science is a very young field
- QUEVEDO invented floating-point numbers in 1913
- ▶ ZUSE built the first general-purpose computer in 1941 (Z3), merely 85 years ago



▶ IEEE 754 is just 40 years old

- Computer science is a very young field
- QUEVEDO invented floating-point numbers in 1913
- ▶ ZUSE built the first general-purpose computer in 1941 (Z3), merely 85 years ago



- ▶ IEEE 754 is just 40 years old
- bfloat16 is 6 years old, implemented in a lot of hardware

- Computer science is a very young field
- QUEVEDO invented floating-point numbers in 1913
- ZUSE built the first general-purpose computer in 1941 (Z3), merely 85 years ago



- ▶ IEEE 754 is just 40 years old
- bfloat16 is 6 years old, implemented in a lot of hardware
- ▶ OFP8 is 2 years old, already included in Intel's AVX10.2

- Computer science is a very young field
- QUEVEDO invented floating-point numbers in 1913
- ZUSE built the first general-purpose computer in 1941 (Z3), merely 85 years ago



- ▶ IEEE 754 is just 40 years old
- bfloat16 is 6 years old, implemented in a lot of hardware
- ▶ OFP8 is 2 years old, already included in Intel's AVX10.2

Fundamental innovations and improvements are not only possible, but the norm.

Memory Wall

▶ Computers are not bound by processing speed, but memory bandwidth

- ▶ Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- ▶ Halfing the size of a number doubles memory throughput

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ► The age of 'float64 everywhere' is over.

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

Al Revolution

LLMs push the boundaries of computation

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

- LLMs push the boundaries of computation
- ▶ Heavily overparametrised, the individual weight doesn't matter in the big picture

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

- LLMs push the boundaries of computation
- ▶ Heavily overparametrised, the individual weight doesn't matter in the big picture
- Super-low precisions per weight (down to five, four, three or even two bits)

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

- LLMs push the boundaries of computation
- Heavily overparametrised, the individual weight doesn't matter in the big picture
- Super-low precisions per weight (down to five, four, three or even two bits)
- Main driver of new arithmetics design (Al-tailored arithmetics)

Memory Wall

- Computers are not bound by processing speed, but memory bandwidth
- Can perform tens or even hundreds of FLOPs in the time it takes to transmit one single floating-point number from/to RAM
- \blacktriangleright Halfing the size of a number doubles memory throughput \rightarrow usually doubles computation speed
- ▶ The age of 'float64 everywhere' is over.
- ► IEEE 754 float32 is okay, but float16 is useless for general-purpose computations (dynamic range 10⁻⁸ to 10⁴)

- LLMs push the boundaries of computation
- Heavily overparametrised, the individual weight doesn't matter in the big picture
- Super-low precisions per weight (down to five, four, three or even two bits)
- Main driver of new arithmetics design (Al-tailored arithmetics)
- Not limited to 8, 16, 32, 64, etc. bits of precision

 $^{^{1}\}text{S}$. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

▶ All widespread new number formats are based on IEEE 754

 $^{^{1}}$ S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

 $^{^2}$ Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- ▶ All widespread new number formats are based on IEEE 754
- ▶ bfloat16¹ (2019)

 $^{^{1}\}text{S}$. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

- All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$

 $^{^{1}\}text{S}$. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- All widespread new number formats are based on IEEE 754
- ▶ bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8, 7))$
 - ► Tailored towards AI

 $^{^{1}\}text{S}$. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16

 $^{^{1}\}text{S}$. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- ▶ All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- ▶ All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023)

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- ▶ All widespread new number formats are based on IEEE 754
- ▶ bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4, 3) and (5, 2), respectively

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

- All widespread new number formats are based on IEEE 754
- ▶ bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

- All widespread new number formats are based on IEEE 754
- bfloat161 (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI

Laslo Hunhold

F5M2 is a truncated float.16

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019. Three Papers on Takums

- ▶ All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI
 - E5M2 is a truncated float16
 - Used in Intel's AVX10.2

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

- All widespread new number formats are based on IEEE 754
- bfloat161 (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI

Laslo Hunhold

- F5M2 is a truncated float.16
- Used in Intel's AVX10.2
- General trend: Reparametrise IEEE 754, however:

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019. Three Papers on Takums

New Number Formats

- ▶ All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8, 7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI
 - E5M2 is a truncated float16
 - Used in Intel's AVX10.2
- ▶ General trend: Reparametrise IEEE 754, however:
 - ▶ IEEE 754 has redundant representations, costly at low precisions

Laslo Hunhold

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

New Number Formats

- All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI
 - E5M2 is a truncated float16
 - Used in Intel's AVX10.2
- ▶ General trend: Reparametrise IEEE 754, however:
 - ▶ IEEE 754 has redundant representations, costly at low precisions
 - ▶ IEEE 754 has a huge hardware overhead (energy, speed)

Laslo Hunhold

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019.

²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023

New Number Formats


- ▶ All widespread new number formats are based on IEEE 754
- bfloat16¹ (2019): 16-bit format by Google Brain, truncated float32 $((n_e, n_f) = (8,7))$
 - Tailored towards AI
 - More dynamic range than float16
 - Widespread use in hardware, default format for storing LLM weights
- ▶ Open Compute Project (OCP) 8-bit Floating-Point (OFP8)² (2023): Two 8-bit types E4M3 and E5M2 with (n_e, n_f) set at (4,3) and (5,2), respectively
 - Tailored towards AI
 - E5M2 is a truncated float16
 - Used in Intel's AVX10.2
- ▶ General trend: Reparametrise IEEE 754, however:
 - ▶ IEEE 754 has redundant representations, costly at low precisions
 - ▶ IEEE 754 has a huge hardware overhead (energy, speed)
 - this creates a zoo of formats, which is complicated for hardware implementers and users

¹S. Wang and P. Kanwar. 'BFloat16: The secret to high performance on Cloud TPUs'. 2019. ²Open Compute Project. '(OCP) 8-bit Floating Point Specification (OFP8)'. 2023


Observation:


Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this

Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this




Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this






Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this




Motivation:

Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this



Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero


Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this



Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero

Angle of approach: exponent bits

Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this




Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero

Angle of approach: exponent bits

▶ Sign and fraction bits already contain maximum information

Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this




Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero

Angle of approach: exponent bits

- ▶ Sign and fraction bits already contain maximum information
- ► Solution: variable-length exponent encoding

Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this




Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero

Angle of approach: exponent bits

- ▶ Sign and fraction bits already contain maximum information
- ► Solution: variable-length exponent encoding
 - ► Small magnitude: shorter exponent, longer fraction, higher density




Observation: Numbers in magnitude close to one are used much more frequently than very large or very small numbers; IEEE 754 (and derived) formats do not reflect this



Motivation: Want higher density of numbers (i.e. more fraction bits, precision) for exponent values close to zero

Angle of approach: exponent bits

- ▶ Sign and fraction bits already contain maximum information
- ► Solution: variable-length exponent encoding
 - ► Small magnitude: shorter exponent, longer fraction, higher density




Large magnitude: longer exponent, shorter fraction, lower density




5

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




▶ State of the art tapered machine number format, in standardisation³

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



6


- ▶ State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- ▶ State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero (R_0) (prefix code)

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero (R_0) (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



6


- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)
 - Inefficient for large exponents

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)
 - ► Inefficient for large exponents (e.g. 48-bit

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)

Coded exponent is
$$e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$$

- ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)
- R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)


 - R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')
- Properties

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)
 - ► Inefficient for large exponents (e.g. 48-bit
 - R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')
- Properties
 - No redundant representations

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- ▶ State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')

- Properties
 - ▶ No redundant representations
 - Symmetry with two's complement integers

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022




- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero (R_0) (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')

- Properties
 - No redundant representations
 - Symmetry with two's complement integers (unsigned zero of all zero bits


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

 - R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')
- Properties
 - ▶ No redundant representations
 - Symmetry with two's complement integers (unsigned zero of all zero bits, negation


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- ► Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- ► Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

 - R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')
- Properties
 - ▶ No redundant representations
 - Symmetry with two's complement integers (unsigned zero of all zero bits, negation, ordering


³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

 - R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')
- Properties
 - ► No redundant representations
 - Symmetry with two's complement integers (unsigned zero of all zero bits, negation, ordering, sign)

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022



- ▶ State of the art tapered machine number format, in standardisation³
- Active research field (hundreds of publications since 2017)
- ▶ Numerous implementations, latest by Calligo with RISC-V SoC 'TUNGA' (2024)
- Exponent coding
 - ightharpoonup R is run of k zeros or ones, followed by one or zero $(\overline{R_0})$ (prefix code)
 - ► Coded exponent is $e = \begin{cases} -4k + \text{uint}(E) & \overline{R_0} = 0 \\ 4(k-1) + \text{uint}(E) & \overline{R_0} = 1 \end{cases}$
 - ▶ Efficient for small exponents (e.g. $1010 \equiv 2$, $0111 \equiv -1$)

R can cover the whole length of the bit string, assume non-specified bits to be zero ('ghost bits')

- Properties
 - No redundant representations
 - Symmetry with two's complement integers (unsigned zero of all zero bits, negation, ordering, sign)
 - \triangleright Defined for all n, conversion between lengths simple rounding or expansion

³John L. Gustafson et al. 'Standard for Posit Arithmetic (2022)'. Mar. 2022


Posit Examples

Posit Examples




(a)
$$n = 2$$


Posit Examples




(a)
$$n = 2$$
 (b) $n = 3$

Posit Examples







► Goals




- Goals
 - Preserve useful posit properties (two's complement symmetry, etc.)




► Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Ícelandic 'takmarkað umfang', meaning 'limited range')



► Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')
- ► Exponent coding



► Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.

sign ←∺	e	×ponent	← fraction →
S D	R	С	F
$\stackrel{\longrightarrow}{\longleftrightarrow}$	3	\leftarrow r	<i>p</i>

► Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

sign		exponent	← fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	$\stackrel{\times}{r}$	$\stackrel{\sim}{\mapsto}$

► Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

► Separate 'direction' bit D for exponent value sign



▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

- ► Separate 'direction' bit D for exponent value sign
- ► Improvements over posits

sign		exponent	← fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	$\stackrel{\times}{r}$	$\stackrel{\sim}{\mapsto}$

▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

- Separate 'direction' bit D for exponent value sign
- ► Improvements over posits
 - ightharpoonup Exponent is at most 11 bits long (\rightarrow simpler hardware)

sign	•	exponent	✓ fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	× r	P

▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

- ► Separate 'direction' bit D for exponent value sign
- ► Improvements over posits
 - ightharpoonup Exponent is at most 11 bits long (\rightarrow simpler hardware)
 - Machine precision bounded, same as float64, permits numerical analysis

sign		exponent	← fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	$\stackrel{\times}{r}$	$\stackrel{\sim}{\mapsto}$

▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

- ► Separate 'direction' bit D for exponent value sign
- ► Improvements over posits
 - ightharpoonup Exponent is at most 11 bits long (\rightarrow simpler hardware)
 - ► Machine precision bounded, same as float64, permits numerical analysis
 - Interlude: Comparison for value 254 (posit → takum):

sign		exponent	← fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	$\stackrel{\times}{r}$	$\stackrel{\sim}{\mapsto}$

▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

► Exponent coding

- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111

- ► Separate 'direction' bit D for exponent value sign
- ► Improvements over posits
 - ightharpoonup Exponent is at most 11 bits long (\rightarrow simpler hardware)
 - Machine precision bounded, same as float64, permits numerical analysis
 - Interlude: Comparison for value 254 (posit → takum):

sign		exponent	✓ fraction →
S D	R	С	F
$\xrightarrow{1}_{1}$	3	$\stackrel{\times}{}$ r	$\stackrel{\longleftarrow}{\qquad}$

▶ Goals

- Preserve useful posit properties (two's complement symmetry, etc.)
- Bounded, high dynamic range, attained already at low precisions (Icelandic 'takmarkað umfang', meaning 'limited range')

Exponent coding


- ▶ 3-bit regime (0-7) encodes length, followed by 0 to 7 exponent bits.
- Exponent value has implicit leading 1, subtract 1 for range 0-254

value	0	1	2	3	4	 254
value bits	1	10	11	100	101	 11111111
encoding	000	0010	0011	01000	01001	 1111111111


- ► Separate 'direction' bit D for exponent value sign
- ► Improvements over posits
 - ightharpoonup Exponent is at most 11 bits long (\rightarrow simpler hardware)
 - ► Machine precision bounded, same as float64, permits numerical analysis
 - Interlude: Comparison for value 254 (posit → takum):




(a) n = 2




(a)
$$n = 2$$
 (b) $n = 3$



Tapering




Tapering




Posit: Linear tapering, drop-off at the edges

Tapering




Posit: Linear tapering, drop-off at the edges Takum: Logarithmic tapering, no drop-off at the edges

Dynamic Range




Dynamic Range



Takum: Reducing precision only reduces accuracy, not dynamic range;

Dynamic Range



Takum: Reducing precision only reduces accuracy, not dynamic range; dynamic range is general-purpose, fully available at 8 bits

First Paper
Integer Representations in IEEE 754, OFP8, Bfloat16, Posit, and Takum
Arithmetics

Motivation and Approach

► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)

- ► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer

- ► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)

- ► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)
- Empirically derived formula in posits standard (pIntMax)

- ► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)
- ► Empirically derived formula in posits standard (pIntMax)
- No prior works


- ► Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)
- ► Empirically derived formula in posits standard (pIntMax)
- No prior works
- ▶ Plan: Examine for IEEE 754, posits and takums and compare formats

- Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)
- ► Empirically derived formula in posits standard (pIntMax)
- No prior works
- ▶ Plan: Examine for IEEE 754, posits and takums and compare formats
- Are posits, takums drop-in solutions for IEEE 754 in this regard?


Motivation and Approach

- Floats are often used to represent integers (e.g. JavaScript, file formats, implicit use)
- Like using a wrench as a hammer
- Quantity of interest: Largest consecutive integer (no rounding gaps)
- ► Empirically derived formula in posits standard (pIntMax)
- No prior works
- Plan: Examine for IEEE 754, posits and takums and compare formats
- Are posits, takums drop-in solutions for IEEE 754 in this regard?
- Different question: Given an integer, how many bits do I need to represent it as a posit or takum?

IEEE 754 Floating-Point Numbers



IEEE 754 Floating-Point Numbers



ightharpoonup Assume IEEE 754 floating-point number with n_e exponent and n_f fraction bits

fraction

IEEE 754 Floating-Point Numbers

Assume IEEE 754 floating-point number with n_e exponent and n_f fraction bits

exponent

lacktriangle Condition: n_e sufficiently large such that the exponent can be n_f+1

IEEE 754 Floating-Point Numbers

- Assume IEEE 754 floating-point number with n_e exponent and n_f fraction bits
- ightharpoonup Condition: n_e sufficiently large such that the exponent can be $n_f + 1$
- ▶ All integers $m \in \mathbb{Z}$ with

$$|m| \leq 2^{n_f+1}$$

are representable

IEEE 754 Floating-Point Numbers

- Assume IEEE 754 floating-point number with n_e exponent and n_f fraction bits
- **Condition**: n_e sufficiently large such that the exponent can be $n_f + 1$
- ▶ All integers $m \in \mathbb{Z}$ with

$$|m| \leq 2^{n_f+1}$$

are representable

- ► Proof: Extremely simple
 - We can store n_f+1 fraction bits (one implicit), so all integers up to $2^{n_f+1}-1$

S = E F C = C


IEEE 754 Floating-Point Numbers

- Assume IEEE 754 floating-point number with n_e exponent and n_f fraction bits
- **Condition**: n_e sufficiently large such that the exponent can be $n_f + 1$
- ▶ All integers $m \in \mathbb{Z}$ with


$$|m| \leq 2^{n_f+1}$$

are representable

- ► Proof: Extremely simple
 - $lackbox{ We can store } n_f+1$ fraction bits (one implicit), so all integers up to $2^{n_f+1}-1$
 - We can also store 2^{n_f+1} , its successor



Posits




Posits

Let $m \in \mathbb{Z} \setminus \{0\}$ with $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\pi(M) = m$ and

$$\ell := \left\lfloor \frac{5(v+3)}{4} - w \right\rfloor - (w = v - 1) \cdot \begin{cases} 3 & v \in 4\mathbb{N}_0 + 1 \\ 1 & v \in 4\mathbb{N}_0 + 3, \end{cases}$$

which is the shortest possible representation.



Posits


Let $m \in \mathbb{Z} \setminus \{0\}$ with $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\pi(M) = m$ and

$$\ell := \left\lfloor \frac{5(v+3)}{4} - w \right\rfloor - (w = v - 1) \cdot \begin{cases} 3 & v \in 4\mathbb{N}_0 + 1 \\ 1 & v \in 4\mathbb{N}_0 + 3, \end{cases}$$

which is the shortest possible representation.

Proof: Encode integer as posit, check reducibility (trailing zeros).

Laslo Hunhold Three Papers on Takums 15



Posits

Let $m \in \mathbb{Z} \setminus \{0\}$ with $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\pi(M) = m$ and


$$\ell := \left\lfloor \frac{5(v+3)}{4} - w \right\rfloor - (w = v - 1) \cdot \left\{ \begin{array}{ll} 3 & v \in 4\mathbb{N}_0 + 1 \\ 1 & v \in 4\mathbb{N}_0 + 3, \end{array} \right.$$

which is the shortest possible representation.

- Proof: Encode integer as posit, check reducibility (trailing zeros).
- ▶ Let $n \in \mathbb{N}_3$. It holds for all $m \in \mathbb{Z}$ with

$$|m| \leq 2^{\left\lfloor \frac{4(n-3)}{5} \right\rfloor}$$

that there exists an $M \in \{0,1\}^n$ with $m = \pi(M)$.



Posits

Let $m \in \mathbb{Z} \setminus \{0\}$ with $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\pi(M) = m$ and

$$\ell := \left\lfloor \frac{5(v+3)}{4} - w \right\rfloor - (w = v - 1) \cdot \begin{cases} 3 & v \in 4\mathbb{N}_0 + 1 \\ 1 & v \in 4\mathbb{N}_0 + 3, \end{cases}$$

which is the shortest possible representation.

- Proof: Encode integer as posit, check reducibility (trailing zeros).
- ▶ Let $n \in \mathbb{N}_3$. It holds for all $m \in \mathbb{Z}$ with

$$|m| \leq 2^{\left\lfloor \frac{4(n-3)}{5} \right\rfloor}$$

that there exists an $M \in \{0,1\}^n$ with $m = \pi(M)$.

▶ Proof: Insert ℓ into $\ell \le n$, rearrange for ν , consider saturated $m = 2^{\nu} - 1$ and check successors m + 1 (fits) and m + 2 (doesn't fit).

Takums

Takums

Let $m \in \mathbb{Z} \setminus \{0\}$ with $|m| \le 2^{254}$, $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\tau(M) = m$ and

$$\begin{split} \ell := \lfloor 4 + v + \log_2(v) - w \rfloor - \\ \left(w = v - 1 \right) \cdot \max_{i \in \{0, \dots, \lfloor \log_2(v) \rfloor\}} \left(2^i \mid v - 2^{\lfloor \log_2(v) \rfloor} \right) - \\ \left(v \in 2^{\mathbb{N}_0} \right) \cdot \max_{i \in \{0, \dots, 3\}} \left(2^i \mid \lfloor \log_2(v) \rfloor \right), \end{split}$$

which is the shortest possible representation.

Takums

Let $m \in \mathbb{Z} \setminus \{0\}$ with $|m| \leq 2^{254}$, $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\tau(M) = m$ and

$$\begin{split} \ell &:= \lfloor 4 + v + \log_2(v) - w \rfloor - \\ & \left(w = v - 1 \right) \cdot \max_{i \in \{0, \dots, \lfloor \log_2(v) \rfloor\}} \left(2^i \mid v - 2^{\lfloor \log_2(v) \rfloor} \right) - \\ & \left(v \in 2^{\mathbb{N}_0} \right) \cdot \max_{i \in \{0, \dots, 3\}} \left(2^i \mid \lfloor \log_2(v) \rfloor \right), \end{split}$$

which is the shortest possible representation.

Proof: Just like for posits, only harder.

Integer Representations | Sip | R

Takums

Let $m \in \mathbb{Z} \setminus \{0\}$ with $|m| \le 2^{254}$, $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\tau(M) = m$ and

$$\begin{split} \ell &:= \lfloor 4 + v + \log_2(v) - w \rfloor - \\ & \left(w = v - 1 \right) \cdot \max_{i \in \{0, \dots, \lfloor \log_2(v) \rfloor\}} \left(2^i \mid v - 2^{\lfloor \log_2(v) \rfloor} \right) - \\ & \left(v \in 2^{\mathbb{N}_0} \right) \cdot \max_{i \in \{0, \dots, 3\}} \left(2^i \mid \lfloor \log_2(v) \rfloor \right), \end{split}$$

which is the shortest possible representation.

- Proof: Just like for posits, only harder.
- Let $n \in \mathbb{N}_5$. It holds for all $m \in \mathbb{Z}$ with $|m| \leq 2^{254}$ and

$$|m| \leq 2^{\left\lceil \frac{W_0\left(2^{n-3}\ln(2)\right)}{\ln(2)} - 1 \right\rceil},$$

where W_0 is the principal branch of the LAMBERT W function, that there exists an $M \in \{0,1\}^n$ with $m = \tau(M)$.

Integer Representations | Sip | R

Takums

Let $m \in \mathbb{Z} \setminus \{0\}$ with $|m| \le 2^{254}$, $v := 1 + \lfloor \log_2(|m|) \rfloor$ bits and $w := \max_{i \in \mathbb{N}_0} \left(2^i \mid m\right)$ trailing zeros in |m|'s binary representation. There exists an $M \in \{0,1\}^\ell$ with $\tau(M) = m$ and

$$\begin{split} \ell &:= \lfloor 4 + v + \log_2(v) - w \rfloor - \\ & \left(w = v - 1 \right) \cdot \max_{i \in \{0, \dots, \lfloor \log_2(v) \rfloor\}} \left(2^i \mid v - 2^{\lfloor \log_2(v) \rfloor} \right) - \\ & \left(v \in 2^{\mathbb{N}_0} \right) \cdot \max_{i \in \{0, \dots, 3\}} \left(2^i \mid \lfloor \log_2(v) \rfloor \right), \end{split}$$

which is the shortest possible representation.


- Proof: Just like for posits, only harder.
- Let $n \in \mathbb{N}_5$. It holds for all $m \in \mathbb{Z}$ with $|m| \leq 2^{254}$ and

$$|m| \leq 2^{\left\lceil \frac{W_0\left(2^{n-3}\ln(2)\right)}{\ln(2)} - 1 \right\rceil},$$


where W_0 is the principal branch of the LAMBERT W function, that there exists an $M \in \{0,1\}^n$ with $m = \tau(M)$.

Proof: Just like for posits, only harder.

Comparison




Comparison



Posits slightly better than takums for n < 20

Comparison



Posits slightly better than takums for n < 20 Posits scale worse, takums scale better than IEEE 754 (both outperform bfloat16)

Conclusion and Outlook

Posits standard is now formally verified in this regard

- Posits standard is now formally verified in this regard
- Formal approach necessary for takums; empirical derivation would have been impossible

- Posits standard is now formally verified in this regard
- Formal approach necessary for takums; empirical derivation would have been impossible
- Tapered precision formats require new proof techniques; challenge for tapered-precision numerical analysis

- Posits standard is now formally verified in this regard
- Formal approach necessary for takums; empirical derivation would have been impossible
- Tapered precision formats require new proof techniques; challenge for tapered-precision numerical analysis
- Outlook: B-Posits

Second Paper

Design and Implementation of a Takum Arithmetic Hardware Codec

Overview and Decoder Design

▶ Current state of posit APUs: Decode to IR, compute with IR, encode from IR

- ▶ Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- ▶ Codec is main differentiator in performance of posits vs. takums in hardware
- ▶ Requirement: Fully formalised, VHDL-generic, with test benches

Overview and Decoder Design

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware
- Requirement: Fully formalised, VHDL-generic, with test benches

Decoder

If n < 12, expand to 12 bits, extract the first 12 bits

Overview and Decoder Design

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware
- Requirement: Fully formalised, VHDL-generic, with test benches

Decoder

- If n < 12, expand to 12 bits, extract the first 12 bits
- ► Sign, regime, characteristic bits are at fixed offsets

Overview and Decoder Design

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware
- Requirement: Fully formalised, VHDL-generic, with test benches

Decoder

- If n < 12, expand to 12 bits, extract the first 12 bits
- Sign, regime, characteristic bits are at fixed offsets
- ▶ Highly efficient computation of characteristic value

Overview and Decoder Design

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware
- Requirement: Fully formalised, VHDL-generic, with test benches

Decoder

- If n < 12, expand to 12 bits, extract the first 12 bits
- Sign, regime, characteristic bits are at fixed offsets
- Highly efficient computation of characteristic value
- Fraction obtained with simple shift by regime value (between 0 and 7; 3 bit shifter input independent of n)


Overview and Decoder Design

- Current state of posit APUs: Decode to IR, compute with IR, encode from IR
- Posits and takums share the same IR
- Contribution on the side: More efficient IR for logarithmic takums/posits (barred logarithmic value)
- Codec is main differentiator in performance of posits vs. takums in hardware
- Requirement: Fully formalised, VHDL-generic, with test benches

Decoder

- If n < 12, expand to 12 bits, extract the first 12 bits</p>
- Sign, regime, characteristic bits are at fixed offsets
- Highly efficient computation of characteristic value
- ► Fraction obtained with simple shift by regime value (between 0 and 7; 3 bit shifter input independent of *n*)
- Posits: Exponent can span entire width, requires leading-zero-counter, shifter scales in n

Decoder Schematic



regime/antiregime determinator (E1), characteristic/exponent determinator (E2), special case detector (E3)

Encoder Design


ightharpoonup SOTA FloPoCo posit encoders depend on external rounding information ightharpoonup less flexible, most expensive part!

- ightharpoonup SOTA FloPoCo posit encoders depend on external rounding information ightharpoonup less flexible, most expensive part!
- ► Goal: Do everything in the encoder

- ightharpoonup SOTA FloPoCo posit encoders depend on external rounding information ightharpoonup less flexible, most expensive part!
- ► Goal: Do everything in the encoder
- ▶ Perform rounding prediction in parallel to encoding, select at the end

- \blacktriangleright SOTA FloPoCo posit encoders depend on external rounding information \to less flexible, most expensive part!
- ► Goal: Do everything in the encoder
- ▶ Perform rounding prediction in parallel to encoding, select at the end
- Generate (n + 7)-bit extended takum as a rounding candidate to avoid double-rounding

Encoder Schematic



underflow/overflow predictor (E1), characteristic precursor determinator (E2), extended takum generator (E3), rounder (E4), output driver (E5)

Benchmarks

⁴Raul Murillo et al. 'Comparing different decodings for posit arithmetic'. CoNGA, 2022

Benchmarks

Comparison against the state of the art (FloPoCo, 2018-2023)⁴, target 200MHz

Laslo Hunhold Three Papers on Takums

⁴Raul Murillo et al. 'Comparing different decodings for posit arithmetic'. CoNGA, 2022

Benchmarks

Comparison against the state of the art (FloPoCo, 2018-2023) 4 , target 200MHz


Decoder

⁴Raul Murillo et al. 'Comparing different decodings for posit arithmetic'. CoNGA, 2022

Benchmarks

Comparison against the state of the art (FloPoCo, 2018-2023) 4 , target 200MHz

Decoder




⁴Raul Murillo et al. 'Comparing different decodings for posit arithmetic'. CoNGA, 2022

Benchmarks

Comparison against the state of the art $(FloPoCo, 2018-2023)^4$, target 200MHz

Decoder




Laslo Hunhold Three Papers on Takums

⁴Raul Murillo et al. 'Comparing different decodings for posit arithmetic'. CoNGA, 2022

Benchmarks

Comparison against the state of the art (FloPoCo, 2018-2023)⁴, target 200MHz

Decoder



4. requires external rounding information

Laslo Hunhold Three Papers on Takums

Conclusion and Outlook

Conclusion and Outlook

▶ Takums lend themselves to efficient hardware implementations

Conclusion and Outlook

- ▶ Takums lend themselves to efficient hardware implementations
- ightharpoonup Posits have an insurmountable overhead due to the unbounded exponent width ightharpoonup B-Posits

Conclusion and Outlook

- Takums lend themselves to efficient hardware implementations
- \blacktriangleright Posits have an insurmountable overhead due to the unbounded exponent width \rightarrow B-Posits
- Posit APUs are moving towards more integrated codecs (see Thotli et al.'s 'Energy-Efficient Posit Arithmetic with Fast Approximate Division')

Conclusion and Outlook

- Takums lend themselves to efficient hardware implementations
- Posits have an insurmountable overhead due to the unbounded exponent width → B-Posits
- Posit APUs are moving towards more integrated codecs (see Thotli et al.'s 'Energy-Efficient Posit Arithmetic with Fast Approximate Division')

SC25 Research Track (with James Quinlan, Stefan Wesner)

Numerical Performance of the Implicitly Restarted Arnoldi Method in OFP8, Bfloat16,
Posit. and Takum Arithmetics

Tuesday, 3:52-4:15 p.m., Hall 274

Third Paper Tekum: Balanced Ternary Tapered Precision Real Arithmetic

Motivation and Prior Works

▶ Binary logic is the foundation of computer science.

Motivation and Prior Works

▶ Binary logic is the foundation of computer science. But is it the best choice?

- ▶ Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$

- ▶ Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)

- Binary logic is the foundation of computer science. But is it the best choice?
- ▶ Radix economy: base complexity vs. representation length, optimal for base $e \approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers,

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ► Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment),

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition,

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries,

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries, truncation is rounding

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries, truncation is rounding
 - KNUTH: 'perhaps the prettiest number system of all'

- Binary logic is the foundation of computer science. But is it the best choice?
- \blacktriangleright Radix economy: base complexity vs. representation length, optimal for base $e\approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries, truncation is rounding
 - ► KNUTH: 'perhaps the prettiest number system of all'
- Ternary hardware is coming (CNTFETs, optical computers, ternary LLMs)

Motivation and Prior Works

- Binary logic is the foundation of computer science. But is it the best choice?
- ▶ Radix economy: base complexity vs. representation length, optimal for base $e \approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries, truncation is rounding
 - KNUTH: 'perhaps the prettiest number system of all'
- Ternary hardware is coming (CNTFETs, optical computers, ternary LLMs)
- Can you represent real numbers in balanced ternary? Don't want practice to overtake theory, as with Al number formats

Motivation and Prior Works

- Binary logic is the foundation of computer science. But is it the best choice?
- ▶ Radix economy: base complexity vs. representation length, optimal for base $e \approx 2.718$
 - Base-2 leans on base simplicity, but higher representation length (memory wall)
 - Base-3 closest to the optimal, slightly higher base-complexity, lower representation complexity
- ▶ Odd bases can be balanced: For Base-3, instead of $\{0,1,2\}$ have states $\{-1,0,1\}$ and define T:=-1 (balanced ternary)
 - ▶ Works like any other base (e.g. 1T0 represents 9 + (-3) + 0 = 6)
 - ▶ Each trit has information content $log_2(3) \approx 1.58$ bits.
 - Only signed integers, hardware-efficient negation (no increment), subtraction as simple as addition, fewer carries, truncation is rounding
 - KNUTH: 'perhaps the prettiest number system of all'
- Ternary hardware is coming (CNTFETs, optical computers, ternary LLMs)
- Can you represent real numbers in balanced ternary? Don't want practice to overtake theory, as with Al number formats
- No prior works, except ternary27 by O'Hare (unpublished Hackaday project, inspired by IEEE 754, tritfield approach...), archived on Zenodo for posterity

First Filter - Asymmetry

First Filter - Asymmetry

During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert Hanson's 'Great Filter')

First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert Hanson's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert Hanson's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)

First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert Hanson's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



- ▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)
- Want monotonicity: Line up ternary representations in ascending order

First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert Hanson's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



- ▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)
- ▶ Want monotonicity: Line up ternary representations in ascending order




(a) n = 1

First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert HANSON's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



- ▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)
- ▶ Want monotonicity: Line up ternary representations in ascending order




First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert HANSON's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



- ▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)
- Want monotonicity: Line up ternary representations in ascending order




Laslo Hunhold Three Papers on Takums 28

First Filter - Asymmetry

- During the design phase, three major blockers could be identified. We call them 'filters' (referring to Robert HANSON's 'Great Filter')
- ▶ Real wheel algebra has four quadrants and five special cases $(0, 1, -1, \infty, NaR)$



- ▶ Powers of three are odd, and 4r + 5 (for $r \in \mathbb{N}_0$) is also odd (reason why posits/takums have only one of ∞ or NaR)
- Want monotonicity: Line up ternary representations in ascending order



▶ Solution: It holds $4 \mid (3^{2n} - 5)$ and $4 \nmid (3^n - 4)!$ Dropping one special case will never work, but even ns always work.

Second Filter - Misfit Tool

▶ Problem: posit prefix strings cannot be used in ternary


- ▶ Problem: posit prefix strings cannot be used in ternary
- \blacktriangleright Consider a positive trit string $\textbf{\textit{t}} \in \{0 \cdots 01, \dots, 1 \cdots 10\}$

- Problem: posit prefix strings cannot be used in ternary
- $lackbox{\ }$ Consider a positive trit string $m{t} \in \{0 \cdots 01, \ldots, 1 \cdots 10\}$
- ▶ First insight: 1 has ternary representation $1T \cdots 1T$ (in the middle of 0 and ∞)

- Problem: posit prefix strings cannot be used in ternary
- ▶ Consider a positive trit string $t \in \{0 \cdots 01, \dots, 1 \cdots 10\}$
- lacktriangle First insight: 1 has ternary representation $1T\cdots 1T$ (in the middle of 0 and ∞)
- ▶ 1 has exponent zero, so subtract $1T \cdots 1T$ from t to obtain range $\{T1 \cdots T10T, \dots, 1T \cdots 1T01\}$

- Problem: posit prefix strings cannot be used in ternary
- $lackbox{ }$ Consider a positive trit string $m{t} \in \{0 \cdots 01, \dots, 1 \cdots 10\}$
- lacktriangle First insight: 1 has ternary representation $1T\cdots 1T$ (in the middle of 0 and ∞)
- ▶ 1 has exponent zero, so subtract $1T \cdots 1T$ from t to obtain range $\{T1 \cdots T10T, \dots, 1T \cdots 1T01\}$
- ▶ Works the same for negative numbers, define *anchor function* $anc(t) := |t| 1T \cdots 1T$.

- Problem: posit prefix strings cannot be used in ternary
- $lackbox{ }$ Consider a positive trit string $m{t} \in \{0 \cdots 01, \dots, 1 \cdots 10\}$
- lacktriangle First insight: 1 has ternary representation $1\mathbb{T}\cdots 1\mathbb{T}$ (in the middle of 0 and ∞)
- ▶ 1 has exponent zero, so subtract $1T \cdots 1T$ from t to obtain range $\{T1 \cdots T10T, \dots, 1T \cdots 1T01\}$
- ▶ Works the same for negative numbers, define anchor function $anc(t) := |t| 1T \cdots 1T$.
- ▶ First three trits of anchor are in the range T1T = -7 to 1T1 = 7. Use the takum approach, designate first three trits to be regime (two would be too few, four would be too many)



Third Filter - Excess

Third Filter - Excess

▶ Regime values r are in the range -7 to 7

Third Filter - Excess

- ▶ Regime values r are in the range -7 to 7
- ▶ Map regime modulus to number of exponent trits *e* following regime trits, apply bias for proper ranges

r	0	1	2	3	4	5	6	7
r	0	1	2	3	4	5	6	7
int(e)	00	-11	-44	-1313	-40 · · 40	-121 121	-364 364	-1093547
ь	0	2	8	26	80	242	728	2186
e	00	13	412	13 39	40 120	121 363	364 1092	10931639

Third Filter - Excess

- ▶ Regime values r are in the range -7 to 7
- Map regime modulus to number of exponent trits e following regime trits, apply bias for proper ranges

r	0	1	2	3	4	5	6	7
r	0	1	2	3	4	5	6	7
int(e)	00	-11	-44	-1313	-40 · · 40	-121 121	-364 364	-1093547
ь	0	2	8	26	80	242	728	2186
e	00	13	412	13 39	40 120	121 363	364 1092	10931639

 $\blacktriangleright~3^{1639}\approx10^{782},$ which is excessive; we want around 10^{55}

Third Filter - Excess

- ▶ Regime values r are in the range -7 to 7
- Map regime modulus to number of exponent trits e following regime trits, apply bias for proper ranges

r	0	1	2	3	4	5	6	7
r	0	1	2	3	4	5	6	7
int(e)	00	-11	-44	-1313	-4040	-121 121	-364 364	-1093547
ь	0	2	8	26	80	242	728	2186
e	00	13	412	1339	40120	121 363	364 1092	1093 1639

- $ightharpoonup 3^{1639} pprox 10^{782}$, which is excessive; we want around 10^{55}
- Try other mappings (see paper); best choice:

r	0	1	2	3	4	5	6	7
max(0, r - 2)	0	0	0	1	2	3	4	5
int(e)	00	00	00	-11	-44	-1313	-4040	-12161
Ь	0	1	2	4	10	28	82	244
e	00	11	22	35	614	15 41	42122	123 183

Third Filter - Excess

- ▶ Regime values r are in the range -7 to 7
- Map regime modulus to number of exponent trits e following regime trits, apply bias for proper ranges

r	0	1	2	3	4	5	6	7
r	0	1	2	3	4	5	6	7
int(e)	00	-11	-44	-1313	-40 · · 40	-121 121	-364 364	-1093547
ь	0	2	8	26	80	242	728	2186
e	00	13	412	13 39	40 120	121 363	364 1092	1093 1639

- $ightharpoonup 3^{1639} pprox 10^{782}$, which is excessive; we want around 10^{55}
- Try other mappings (see paper); best choice:

r	0	1	2	3	4	5	6	7
max(0, r - 2)	0	0	0	1	2	3	4	5
int(e)	00	00	00	-11	-44	-1313	-4040	-12161
Ь	0	1	2	4	10	28	82	244
e	00	11	22	35	614	15 41	42122	123 183

 $ightharpoonup 3^{183} pprox 10^{87}$, which is a good dynamic range


Tekums Definition



Definition



▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $\mathbf{t} \in \{T, 0, 1\}^n$



- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)

Definition

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$

: sign

Definition

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$

$$r := \mathsf{int}_3(r) \in \{-7, \dots, 7\}$$

: regime value

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$
 : sign

$$r:=\mathsf{int}_3(r)\in\{-7,\ldots,7\}$$
 : regime value

$$c:= \max(0,|r|-2) \in \{0,\dots,5\} \hspace{1cm} : \text{ exponent trit count}$$

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$
 : sign

$$r:=\mathsf{int}_3(r)\in\{-7,\ldots,7\}$$
 : regime value

$$c:= \max(0,|r|-2) \in \{0,\dots,5\} \hspace{1cm} : \text{ exponent trit count}$$

$$p:=n-c-3\in\{n-8,\dots,n-3\} \hspace{1cm} \hbox{: fraction trit count}$$

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$
 : sign

$$r:=\mathsf{int}_3(r)\in\{-7,\ldots,7\}$$
 : regime value

$$c:= \max(0,|r|-2) \in \{0,\dots,5\} \hspace{1cm} : \text{exponent trit count}$$

$$p:=n-c-3\in\{n-8,\dots,n-3\} \hspace{1cm} \hbox{: fraction trit count}$$

$$b := sign(r) \cdot (0, 1, 2, 4, 10, 28, 82, 244)_{|r|}$$
 : exponent bias

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{\mathbb{T}, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$
 : sign

$$r:=\mathsf{int}_3(r)\in\{-7,\ldots,7\}$$
 : regime value

$$c:= \max(0,|r|-2) \in \{0,\dots,5\} \hspace{1cm} : \text{ exponent trit count}$$

$$p:=n-c-3\in\{n-8,\dots,n-3\} \hspace{1cm} \text{: fraction trit count}$$

$$b := sign(r) \cdot (0, 1, 2, 4, 10, 28, 82, 244)_{|r|}$$
 : exponent bias

$$e := \operatorname{int}_c(e) + b \in \{-183, \dots, 183\}$$
 : exponent value

- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$s := sign(int_n(t))$$
 : sign

$$r := int_3(r) \in \{-7, \dots, 7\}$$
 : regime value

$$c:= \max(0,|r|-2) \in \{0,\dots,5\} \hspace{1cm} \text{: exponent trit count}$$

$$p:=n-c-3\in\{n-8,\dots,n-3\} \hspace{1cm} \text{: fraction trit count}$$

$$b := sign(r) \cdot (0, 1, 2, 4, 10, 28, 82, 244)_{|r|}$$
 : exponent bias

$$e:=\mathsf{int}_{c}(e)+b\in\{-183,\ldots,183\}\hspace{1cm}:\mathsf{exponent}\;\mathsf{value}$$

$$f:=3^{-p}\operatorname{int}_p(f)\in(-0.5,0.5)$$
 : fraction value

Definition



- ▶ Let $n \in 2\mathbb{N}$, $n \geq 8$ and $t \in \{T, 0, 1\}^n$
- ▶ Define $r + e + f := anc_n(t)$ (regime trits r, exponent trits e, fraction trits f)
- Define

$$\begin{split} s &:= \operatorname{sign}(\operatorname{int}_n(t)) &: \operatorname{sign} \\ r &:= \operatorname{int}_3(r) \in \{-7, \dots, 7\} &: \operatorname{regime \ value} \\ c &:= \operatorname{max}(0, |r| - 2) \in \{0, \dots, 5\} &: \operatorname{exponent \ trit \ count} \\ p &:= n - c - 3 \in \{n - 8, \dots, n - 3\} &: \operatorname{fraction \ trit \ count} \\ b &:= \operatorname{sign}(r) \cdot (0, 1, 2, 4, 10, 28, 82, 244)_{|r|} &: \operatorname{exponent \ bias} \\ e &:= \operatorname{int}_c(e) + b \in \{-183, \dots, 183\} &: \operatorname{exponent \ value} \\ f &:= 3^{-p} \operatorname{int}_p(f) \in (-0.5, 0.5) &: \operatorname{fraction \ value} \end{split}$$

Obtain the tekum value

$$\theta_n(t) := \begin{cases} \operatorname{NaR} & r + e + f = \operatorname{T} \cdots \operatorname{T} \\ 0 & r + e + f = 0 \cdots 0 \\ \infty & r + e + f = 1 \cdots 1 \\ s \cdot (1 + f) \cdot 3^e & \text{otherwise} \end{cases}$$

Properties

Only 3 trit fields instead of 5 bit fields (posits, takums)

- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long

- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long
- ► No redundant representations

- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long
- ► No redundant representations
- Monotonic in its ternary representation

- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long
- No redundant representations
- Monotonic in its ternary representation
- Negating the ternary string negates the tekum value


- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long
- No redundant representations
- ► Monotonic in its ternary representation
- Negating the ternary string negates the tekum value
- ► Truncation is rounding

Properties

- Only 3 trit fields instead of 5 bit fields (posits, takums)
- regime and exponent trits together only at most 8 trits long
- No redundant representations
- ► Monotonic in its ternary representation
- Negating the ternary string negates the tekum value
- ► Truncation is rounding


How do we compare tekums against binary number formats?

Accuracy



34

Dynamic Range



Conclusion and Outlook

▶ Tekums carry over properties from posits and takums to balanced ternary

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics,

- Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics,

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology
 - Germ theory,

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology
 - ► Germ theory, relativity and quantum mechanics,

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology
 - Germ theory, relativity and quantum mechanics, TURING's Universal Machine

- ▶ Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology
 - Germ theory, relativity and quantum mechanics, TURING's Universal Machine
- ▶ We can simulate arithmetics of any kind, let's make use of it!

Conclusion and Outlook

- Tekums carry over properties from posits and takums to balanced ternary
- Many interesting properties, warranting more exploration (Julia implementation WIP)
- ▶ Challenge: Bit-budgets hard to translate (5 trits \approx 8 bits, 10 trits \approx 16 bits, 20 trits \approx 32 bits, 40 trits \approx 64 bits)
- How might computers look like in 100 years? Avoid letting practice overtake theory
 - Steam engines before thermodynamics, flight before aerodynamics, genetics before DNA/molecular biology
 - Germ theory, relativity and quantum mechanics, TURING's Universal Machine
- ▶ We can simulate arithmetics of any kind, let's make use of it!

What will the arithmetic of the future be? Tailored for AI or general-purpose?

takum arithmetic